module gen(clk, data_out);
input clk;
output reg [31:0] data_out;
always @(posedge clk)

begin
   data_out = 32'h40000000;
end
endmodule